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Abstract 
We study the greedy algorithm for delivering messages with deadlines in synchronous net- 
works. The processors have to determine a feasible schedule, by which all messages will arrive 
at their destinations and meet their deadlines. At each step a processor cannot send on any of its 
leaving links more messages than the capacity of that link. We study bottleneck-free networks, 
in which the capacity of each edge leaving any processor is at least the sum of the capacities of 
the edges entering it. For such networks where there is at most one simple path connecting any 
pair of vertices, we determine a necessary and sufficient condition for the initial configuration to 
have a feasible schedule, and prove that if this condition holds then the greedy algorithm, that 
chooses at each step the most urgent messages (those with closest deadlines), determines such 
a feasible schedule. We start with directed chain networks with unit capacities, and modify the 
results to general chains, directed rings, trees, and then for the general above-mentioned class of 
networks. For networks with a bottleneck and half-duplex networks we show that no algorithm, 
that makes decisions based only on local information, can solve the problem. For bottleneck-free 
networks, in which the messages between two processors have to follow only one of the paths 
connecting them, the problem of deciding whether there exists a valid schedule is NP-complete. 
@ 1999 Elsevier Science B.V. All rights reserved. 
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1. introduction 
Assume a synchronous network in which processors are holding messages, each with 
its own destination and deadline. At each step each processor has to decide which of 
the messages it currently holds it will send, and on which of its outgoing links. The 
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processors have to determine a feasible schedule, by which all messages will arrive at 
their destinations and meet their deadlines, and such that at each step no processor will 
send on any outgoing link more messages than the capacity of that link. A processor 
does not have any information about the messages that will pass it throughout the 
execution of the algorithm, and at each time unit it has to decide which messages to 
send by considering only the information in the messages it currently holds (namely, 
their destinations and deadlines). 
This scheduling problem arises in several applications. Our problem originated from 
studies in ATM networks, but it is applicable for any synchronous network in which 
there are strict deadlines for messages to meet. Another application is in a factory 
production line. Assume that certain products have to travel through several machines 
before being sent to customers. Thus each product has to arrive at some machine by 
a known deadline. Each machine has a capacity, which is the number of products it 
can handle in one time unit. Each product has to be scheduled so as to travel through 
the machines from its origin to its destination, through some predetermined route. The 
schedule has to be such that at each time unit no machine will handle more products 
than its capacity. This production line can be viewed in a way similar to the message 
delivery problem, such that each machine knows only the products it currently holds, 
their destinations and deadlines, and it has to decide which products to serve at each 
time unit so as to meet all deadlines, or it can be interpreted as managed by a central 
control. 
Though in general asynchronous networks, where messages can suffer finite but 
arbitrary delays (like the commonly-used message-passing model described in [4]) no 
such deadlines exist, in most networks deadlines do exist, usually employing certain 
timeout mechanisms (see, e.g., [9]); our study of the problem was motivated by a 
similar scenario, of having a datagram service over ATM (see, e.g., [6]). In studies of 
networks, usually either link capacities are ignored, or synchrony is not assumed; ATM 
networks suggest a model in which both assumptions hold. Message delivery problems 
in networks, in various layers of communication, are often involving queuing theory 
problems (see [Z]). Other scheduling problems in computer networks usually involve 
scheduling tasks on various machines or a variety of load balancing problems (for a 
comprehensive discussion, see, e.g., [ 1,3]); in all of these applications, the algorithms 
are sequential (even if eventually they are performed in parallel on various machines), 
or are done asynchronously (like some of the load balancing probIems). 
We study bottleneck-free networks, in which the capacity of each edge outgoing any 
processor is at least the sum of the capacities of the edges incoming to it. For such 
networks and when there is at most one simple path connecting any pair of vertices 
(termed uni-path networks), we determine a certain set of inequalities, depending only 
on the initial confi~ation, that form a necessary and sufficient condition for this initial 
configuration to have a feasible schedule; we then prove that if these inequalities are 
satisfied then the greedy algorithm, that chooses at each step the most urgent messages 
(those with closest deadlines), determines such a feasible schedule. This problem was 
studied also in [8]; the proof that the greedy algorithm determines a feasible solution 
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is done there by transposing a feasible schedule to the greedy one in a step-by-step 
manner, as in usual proofs of correctness of greedy algorithms in many scheduling 
algorithms. It was also proved in [S] that the solution achieved by the greedy algorithm 
maximizes the minima1 possible gain of a message (where gain is the number of time 
units prior to the deadline when the message reaches its destination). 
We start with directed chain networks with unit capacities, and modify the results 
to general chains, directed rings, trees, and then to the general above-mentioned class 
of networks. For networks with a bottleneck we show that no algorithm, that makes 
decisions based only on local information, can solve the problem. For bottleneck-free 
networks, in which the messages between two processors have to follow only one of 
the paths connecting them, the problem of determining whether there exists a valid 
schedule is NP-complete. 
The implications of our results are threefold. First, for a dist~buted environment - 
like in the message delivery problem, or in the production line where each machine 
has only local information on the products that it is currently handling - our results 
imply that for uni-path bottleneck-free networks, it suffices to run the greedy algorithm. 
On the other hand, in networks with even one bottleneck,there is no such scheduling 
algorithm, that makes decisions based only on local info~ation. Second, for bottleneck- 
free networks with central control, our results give a very simple condition, that depends 
only on the initial configuration, and can be evaluated initially. If this condition is not 
satisfied, then there is no schedule that will meet all constraints, and if the condition 
is satisfied, then our results assure that the greedy algorithm will determine such a 
schedule. In view of the NP-complete result no algo~thm is likely to solve the routing 
problem that results in these situations, where processors have to choose optimal routes 
so as to meet the deadlines, even if the processors know all the information about other 
messages that currently exist in the network. Third, we introduce a technique to prove 
correctness of greedy algorithms for this type of problems, which avoids the traditional 
technique of assuming an algorithm that solves the problem, assuming an execution of 
that algorithm, and making necessary changes in this execution so as to result in an 
execution of the greedy algorithm. 
We first present he results for chain networks with unit capacities (Sections 2, 3 and 
4). In Section 2 we present definitions and basic properties. The admissibility condition 
for a schedule is described in Section 3. The admissibility condition for a configuration 
and the proof that the greedy algo~thm provides a solution in case of an admissible 
initial configuration are discussed in Section 4. In Section 5 we extend the results to 
uni-path bottleneck-free networks. In Section 6 we discuss two negative results. We 
first show that no algorithm, based only on local information, exists for networks with 
bottlenecks, and we then discuss the above-mentioned NP-complete result. Summary 
and open problems are presented in Section 7. 
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2. Preliminaries 
2.1. Dejnitions 
We present in this section our model for directed chain networks with unit capacities. 
We consider a synchronous network, whose topology is a directed chain ,1’ = G( V, E), 
with V = {l,..., N} and E = {(i,i + 1) 1 i = l,..., N - 1). Here, in this topology, 
we denote the edge, or link, (i, i + 1) by i; that is, the link between processor i and 
i + 1 is link i. There are messages at some processors, which have to be transmitted 
(to higher numbered ones) within given deadlines. A message sent by processor i at 
time t arrives at processor i + 1 before time t + 1. 
Formally, we have a set of messages ,,&Z = {ml,. . , mk}, with mi = (pi, di, s,), where 
pi is the position, di is the destination and si is the slack of the message. Slack is the 
largest possible delay that the message can still suffer so as to arrive at its destination 
within its deadline; namely, if nzi has to arrive by time t at di, its slack is t - (di - p,). 
Of special importance is the case where the slack is 0, which means that the message 
should be sent without any further delay. 
We study scheduling algorithms that determine which messages have to be forwarded 
at each step, and have the objective of delivering all messages to their destinations on 
time. 
At each time unit, processor i can send at most one message to processor i + 1. A 
schedule S determines which message is sent by each processor at each step. In our 
discussion, a schedule consists of a sequence of sub-schedules which determine the 
messages delivered at any given time. Formally, let S = {S,lt = 0, 1,2,. . .} where S, 
is the sub-schedule of time t, 5’, = {(i,j)jl di <N and 1 <jbk}; (i,j) E S, means 
that processor i transmits message mj at time t. Every schedule must terminate since 
in each step, some messages must advance one step. All the messages will either be 
delivered within their deadlines (in which case the algorithm terminates successfully), 
or otherwise at a certain step the algorithm will terminate unsuccessfully. 
In the greedy algorithm for the transmission of the messages in such a network, 
at each time, each processor sends the most urgent message. A message is the most 
urgent of a processor if its slack is the smallest among all messages in that processor. 
A conjiguration C, is the arrangement at time t of the subset of messages of JX’ 
that have not yet arrived at their destinations. Formally, let m;(t) = (pi, di, si), where 
pi is the current position, di is the destination and s: is the slack of the message at 
time t. Clearly, pf = pi, sp = si and thus m/(O) = mi. Then C, = {mi(t) 1 rni E 4 and 
pi < di}. Co is the initial configuration. The message mi(t) is undefined for t greater 
than the time when mi arrives at its destination. That is, pf and s: are undefined. 
Given a schedule S and an initial configuration Co, Cl is obtained by sending mes- 
sages in Cs according to So. In general, the configuration C, is obtained by sending 
messages in C,_t according to S-1. Therefore, messages mi(t)=(pf, di, si) are ob- 
tained by a certain initial configuration and a certain schedule. A schedule for a given 
configuration is admissible if all messages meet their deadlines. A configuration is 
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m6=f4,5,0) m3=f3,4, 1) m2 =(2.5,0) m,= (1,3,4) 
m6 = (4,5,3) m4= (3,5,1) 
(a) An initial configuration 
m4 u)=(3, 50) m2 (1)=(2,5,-l) 
(b) Configuration after one step 
Fig. 1. Chain network co~fig~tions for Example I 
udmissible if there exists an admissible schedule for it. It follows from the definitions 
that if a configuration is admissible, then sp >, 0 for every i = 1, 2, . . ., k, and that if 
a schedule is admissible, then S: 30 for every i and t. Given a configuration and a 
schedule, we say that there is a ~~~~~e~ at time t in processor II if there is more than 
one message mj such that pf = n and S: = 0. Clearly, a schedule is admissible if and 
only if it has no conflicts. 
The following example shows the definitions mentioned above. 
Example 1. Suppose at time 0, in a directed chain G(V,E) where Y = { 1,. . .,5), we 
have a configuration Co = {ynt,. .,m6}, where ml = (1,3,4), rn2 = (2,5,0), m3 = (3,4,1), 
m4 = (3,5,1), rn5 =(4,5,(I), m6 =(4,5,3). ml =(1,3,4) means that the message ml is 
currently in processor 1 having destination 3 and slack 4; so, ml has to arrive before 
time 6. The configuration is depicted in Fig. l(a). 
Let 5’0 = (( l,l), (4,5)}; thus processor I sends message 1 and processor 4 sends 
message 5 at time 0. As message 5 arrives at its destination, Ct = {ml (1 ), . . ., m4( 1 ), 
m6(1)) where ml(l)= GL3,4), mz(l)= G5, - 11, m(l)= (3,4,0), m4(1)= (3,5,0), 
m6( 1) = (4,5,2). See Fig. 1 (b). 
Note that the slacks of the messages sent are unchanged while all others are decreased 
by 1. The slack of in2 becomes - 1 which means that the message cannot be sent within 
its deadline. 
2.2. Virtual slack 
Given a conjuration and a schedule, we now extend the definition of a slack. The 
virtual slack V? of message mi at time t is defined for processors n, pf 6 n < di, 
by 
VT = s; + (n - pf) . (1) 
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Intuitively, $’ is defined to be the sum of si and the number of links that mj should 
pass through when going from pf to n. 
Note that while the slack of is defined only for the processor that is holding mi 
at time t, the virtual slack of mi is defined for all processors that have to send the 
message. As processor di has no need to send mi, $” is undefined for n = d,. For 
processor n that is holding mi at time t (n = pf) the two definitions coincide; namely, 
vy = s:. Clearly, if a schedule is admissible, vy > 0 for every i, t and II. 
Lemma 1. Let mi, 1 <idk, be any undelivered message at any given time t in a given 
admissible schedule. Then, for every processor n, pf d n < di, vy = 0 ly and only if 
mi is in processor n at time t and s: = 0. 
Proof. By (1) and the fact that n 3 pf, 
v~=O@ssf=O A n-pf=O 
Hsi=O A p:=n , 
which means that message mi is in processor n at time t and the slack is 0. 0 
The virtual slacks play a major role in the discussion. The slack sf measures the 
number of time units that the delivery of the message rni can be delayed at time t. 
Since n - pi measures the number of steps the message needs to travel before arriving 
at processor n without decrementing the slack, the virtual slack vy measures the largest 
possible time till message mi arrives at processor n. 
Theorem 1. Given an initial conjiguration and an admissible schedule, if an unde- 
livered message mi, 1 <i < k, at some time t has virtual slack vy 30 for processor 
n, p: <n < di, then it will be sent by processor n within the next vy + 1 steps, jtir 
every i, t and n. 
Proof. Let p = pi and n = pi + k where 0 < k < di - pf. We prove the theorem by 
induction on k (for every i and t). 
We first prove that the claim holds for k = 0. mi is in n = p at time t with virtual 
slack VT= si. By the definition of a slack and the hypothesis of admissibility, the 
message will be sent by n within the next vy + 1 steps. 
Assume the theorem holds for n = p + k, for some k > 0. We prove it for 
n = p + k + 1. By the inductive hypothesis, processor n - 1 will send mi within the 
next vy--l + 1 steps. Since vi’” is undefined if di = n, we have to consider only cases 
where n < di. In these cases, processor n receives m; within the next vy-’ + 1 steps. 
If it receives I?& in step vy-’ + 1, it must send it immediately in order to satisfy the 
admissibility requirement. Therefore, processor n will send the message within the next 
vi ‘J-’ f2 steps. But vy-’ +2=s:+(n- 1 -P:)+2=sf+(n-p:)+l=v:‘“+l, as 
desired. 0 
K.-S. Lui. S. Zaksl Theoreticul Computer Science 220 (1999) 157-183 163 
The next theorem shows that the virtual slacks corresponding to n are decreased by 
one after each step, as long as II does not send mi (and are undefined after it sends 
‘+‘JI mi). That is, if vi is defined, it is equal to $’ - 1. If message mi is in n and is 
sent at time t, i.e. n = pi but p:#pi”, then clearly t~:+‘,~ is undefined. 
Theorem 2 (Virtual Slack Property). Given an initial configuration and a schedule, {f 
p:<n<diorn=pf=p:“, thenvf+‘9”=v~-1,foreveryn,t,andi. 
Proof. We consider two different cases - message mi is not sent (Case I) and m, is 
sent (Case II). 
Case I: message i?li is not sent; namely, pi = pi+‘. 
t+l,n 
‘i 
= .$+I + (n - pj+‘) 
=s:-l+(n-pf) 
=vy - 1. 
Case II: message mi is sent; namely, pf = pi+’ - 1. 
t+l,n 
‘i 
= ,f+’ + (n - pi+’ ) 
=s:+(n-(pifl)) 
=s:+(n-pi)-1 
=vf.n - 1. 0 
Example 2. Using Example 1, in the configuration depicted in Fig. l(a) the vir- 
tual slacks corresponding to processor 4 at time t = 0 are uy = 2, vy = 2, v$4 = 0, 
v y = 3. At time t = 1, in the configuration depicted in Fig. l(b), the virtual slack 
ui94 becomes undefined (since message 5 is sent by processor 4 at time 0), while 
02 
1,4=1,uy=1 and IJ~E~. 
By Theorem 2, if vy is defined for an undelivered message mi according to a certain 
initial configuration and a schedule, uf’” = a:-‘,’ - 1 = (u:-~.” - 1) - 1 = u;-~,” - 2. In 
general, we have the following lemma. 
Lemma 2. Given an initial conjiguration and a schedule, if of”’ is dejined for an 
undelivered message mi, then vy = vy - t. 
Let Xy(C,S) = {mil@ = 0) f or an initial configuration C and a schedule S. We 
define the magnitude of Xy(C, S) to be Xy(C, S), that is Xy(C, S) = IXz(C,S)(. 
Xp(C,S) is thus the number of messages with virtual slack cr at time t for node n. 
For simplicity, we omit C and S whenever it is clear from the text. 
Example 3. In Example 1, the virtual slacks corresponding to processor 4 are vy = 
2, vy = 2, vy = 0, oy = 3 (all the other virtual slacks for processor 4 are undefined). 
m4 (1)=(3,5,0) 
Fig. 2. A configuration after one step of schedule .S’o on the initial configuration of Example 1 
Thus Xo,4 = 1 X0’” = 0, .%?$4=2, Xy= I and X, 0*4 = 0 for all cr > 3. On the other 
hand, fir proiessbr 3, ZIP I Us = 2$‘s = 1. So, Xp = 3. 
The following is a consequence of Theorem 2. 
Lemma 3. Given an initial configuration and a schedule, Xi:, 2X:+‘@ jbr every t, cr 
and n, with equality if und only ij’ processor n does not send any messuge mi with 
vy = 0 -t- 1 at time t. 
Proof. By Theorem 2, each message rni which is not sent with z$” = (T f 1 will have 
f+l,?I 
vi = 0’. Therefore, X:i, > Xif’,n and X:y., kXi+‘“. Since only the virtual slack for 
the message sent by n becomes undefined, the two sets are equal if and only if n does 
not send any message BZi with cy = r~ + I at time t. 0 
Exampie 4. Refer to the configuration in Example 1, suppose we have schedule $0 = 
{(1,1),(2,2),(3,3),(4,5)}. At time 1, we have the configuration of Fig. 2. Processor 4 
sends a message with 0 virtual slack. We have vi%4 = vy = 1 and ZI~,~ = 2. Note that 
X;,4 = 2 =Xy and Xis4 = 1 =X30” as the lemma suggests. Besides, processor 3 sends 
m3 with vy = 1. Xt,r93 = 2 < X,s,3, as follows by Lemma 3. 0 
By Lemma 3, processor 12 sends X$’ - Xi?\** messages mi at time t with vy = o. 
Similarly, processor y1 sends Xi’? -Xi”; messages mi at time t+ 1 with z):‘-‘~~ = cr- I. 
Note that by the Virtual Slack Property, my = t$+‘.” + I = TV. Combining the two, we 
know that processor n sends Xz -XL?: messages rni with vy equals ET between time 
t and time f i- 2. By induction we get the following lemma. 
Lemma 4. Given cm initial con~~urat~o~z and an admissible schedule, jbr every CT, n, t, 
and 0 < t <CT, processor n sends exactly Xy -_- Xi:‘;” messages mi with vy = CF ut 
times t,t+ I,..., t+z- 1. 
3. Admissibility of a schedule 
In this section we present an admissibility condition for (namely, a necessary and 
sufbcient condition for the admissibility of) a schedule. 
Xp is the number of messages mi with F? = 0. It is obvious that this number 
of messages must be sent by processor n in an admissible schedule. At time I, the 
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virtual slack of the messages with II~ = 1 will become 0. Processor n has to send 
those messages at that time. X,@’ measures that number of messages. Thus, intuition 
suggests the following theorem. 
Theorem 3. Given u conjigurution and an admissible schedule, processor n has sent 
at least c’,=,X$ messages before time t, for every n and t. 
Proof. Let Xp -XT =x,. By Lemma 4, n sends x, messages mi, with VP = cr before 
time cr. Without loss of generality assume that each such message is mi and is sent at 
time tj; hence t, < c. By Lemma 2, v:“” = vy - t; = CT - ti > 0. 
Let k,, be the number of messages that are sent at time 0 by processor n with positive 
virtual slack. Clearly, k,, = 0 or 1. Since C’,=,X~ counts only the number of messages 
mi with 0 < UP”’ < t and is sent with positive virtual slack for n, while cb=, k, counts 
all the messages m, sent by n with positive virtual slack for n, C’,=, k, > ~~=,xli. The 
difference between the two sums is the number of messages mi sent with virtual slack 
for n satisfying up,’ 3 t 3 0. 
At time t, there are X,“” messages with virtual slack 0 for processor n. By Lemma 1, 
these messages are in n with slacks 0 at time t, and, since the schedule is admissible, 
they must be sent at that time. 
At each time, processor n sends either a message with virtual slack 0 or a message 
with positive virtual slack. Therefore, by time t, n has already sent C’,,,(X, + k,) 
messages. But, 
which completes the proof. 0 
We now present the admissibility condition for a configuration, and prove its neces- 
sity. This condition will turn out to be also sufficient (see Theorem 7). 
Theorem 4. IJ‘a corzfiguration is admissible, then 
Proof. Assume to the contrary that there exists a node n and an e>O such that 
CZLO -%F > e + 1. Then, there are at least e + 2 messages rni with vy de. By 
(I3--+-~o---_o-~ 
mg=(4*5,0) m3=(3,4, 1) m2 =(2,&O) mf (1.3.4) 
ms = (49 533) In4 = (3,5,2) 
xy = 1 x,oJ = 1 
x1 023 
$2 = 1 
= 2 zz 1 
xy 
x;p3 
= 1 xy -_ 1 x,0,4 = 2 
(G) Configuration al t = 0 
m4 (1)=[3,5, I) 
(b) Configuration at t = 1 
@-T(3QL-------o--0 
4 , I 
(d) Configuration at t = 9 
Fig. 3. Configurations of the admissible schedule S in a chain network of Example 6. 
Theorem 3, it must send e + 2 messages by time e. In each time, only one message 
can be sent at node n. Therefore, by time e, f~ can send at most e + I messages, so 
the configuration is not admissible, a contradiction. q 
Example 5. Referring to Example 4, cL=OX$” = 3 6 1 + 1. Also, it is clear that 
there is a conflict in processor 3 at time 1. The configuration is not admissible. 
For a given algorithm, we define a condition 
We are now ready to present the admissibility condition for a schedule, as follows: 
Theorem 5. A scheduk is ~d?~is~~ble if’ and only if c~~di~i~n (3) is satisfied. 
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Proof. If a schedule is admissible, the ~onfi~ration after each step is also admissible. 
It is obvious from Theorem 4 that condition (3) is satisfied. If condition (3) is satisfied, 
Xr = C”,__, XT d 0 + 1 = 1 which means that at each time there is at most one message 
with slack 0 in each processor, A schedule that sends this message is thus an admissible 
schedule. 0 
Example 6. Consider an initial configuration Co = {ml,. . , , me} where all the messages 
are the same as in Example 1 except rn4 = (3,5,2). Let schedule S = (S~,SI,SZ,&) 
where So={U, 1),(2,2),(3,3),(4,5)},& ={(2,1),(3,2),(4,6)},&= {(3,4),(4,2)1 and 
S, = {(4,4)). Th e config~tions at times 0, 1, 2 and 3 are shown in Fig. 3(a)-(d). 
At each time, condition (3) holds and the schedule is admissible since all the mes- 
sages arrive at their destinations after 4 time steps, as suggested by Theorem 5. The 
configuration is admissible since there exists an admissible schedule. Furthermore, con- 
dition (2) is satisfied, as Theorem 4 implies. 
4. Admissibility of a configuration and the greedy algorithm 
In Theorem 4 we showed the property of an admissible configuration. We present 
in this section the a~issibili~ condition for a configuration, and show that the greedy 
algorithm works for an admissible configuration. Recall that in the greedy algorithm 
each processor sends at each time unit the most urgent (those with smallest slack) 
message, unless it holds no message at that time (Example 6 presents a schedule 
determined by the greedy algorithm). Our first main result follows: 
Theorem 6. Zf condition (2) is satisfied, then the greedy algorithm determines an 
admissible schedule. 
Proof. By Theorem 5, if suffices to prove condition (3). We prove (3) by induction 
on t. For t = 0, (3) reduces to (2), and is thus satisfied. 
Assuming that (3) holds for f > 0, we prove it for t + 1. For node n, let the message 
sent at time t be mi and let S: = u. By the definition of virtual slack, a:’ = .s: = U. 
If tt = 0, then X$’ = 1 (by (3)). By the induction hypothesis, c”,._,Xz d 0 + 1 = I. 
As t’ = 0, Xr > 1. Combining the two we have @” = 1. All other messages m; with 
u:” > 0 are not sent. By Lemma 3, Xj+‘.” =X:J1 for every o 20. Hence, 
&+I 
= c gcx; 
(i=o 
(by induction hypothesis). 
<e+2-I=e+l 
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If v > 0, by the property of the greedy algorithm, there should be no message in n 
with slack 0. Therefore, X, = 0. 
If e < u - 1: Since the algorithm sends the most urgent message in node n, there 
is no message in node n at t + 1 with (virtual) slack less than v - 1 which is also in 
node n at time t. All such messages are in processor n - 1 and before. For the same 
message mi, if di > n, according to the definition of virtual slack, vy = $‘-’ + 1. 
Thus, for every cr de, Xj+‘,n C X2-l and Xft’,n <X$‘-‘. It follows by the induction (i 
hypothesis that 
If e 3 v - 1: In this case, we cannot guarantee there is no message in node n at t + 1 
with (virtual) slack greater than v - 1. However, it follows from Lemma 3 that 
J/i+ 1,n = %;I if (T + 1 # v, 
X’.” 
g+l -1 ifo+l=v, 
(by induction hypothesis). 
de+2-l=e+l 
Here (3) is satisfied for t + 1, which thus completes the proof of the theorem. 0 
The schedule in Example 6 is a schedule that the greedy algorithm determines. In 
each time, each processor sends the most urgent message unless there is no message 
in it. 
Our second main result follows from Theorems 4 and 6: 
Theorem 7. A conjiguration is admissible if and only if condition (2) is satisfied. 
An observation from Theorems 6 and 7 is that in case there is a solution, the greedy 
algorithm determines it (see also [8], where this result is obtained by transposing a 
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feasible schedule to the greedy one in a step-by-step manner, as in usual proofs of 
correctness of greedy algorithms in many scheduling algorithms). 
5. Extensions to u&path bottleneck-free networks 
We now extend the results of the previous chapter to uni-path bottleneck-free net- 
works. In these networks there is a capacity associated with each link. We say that 
there is a bottleneck in a link outgoing processor n if the capacity of that link is 
less than the sum of the capacities of all the edges incoming n. A network is termed 
bottleneck-free if there is no bottleneck. The network is termed uni-path if there is at 
most one simple path between any pair of processors (directed trees - in particular, 
chains - and directed rings are examples for such networks). To ease the presentation, 
we first extend the results to general chains (chains with general capacities), followed 
by directed rings, trees, and general uni-path networks. 
5.1. General chain networks 
Let the capacity of the link (i, i + 1) be ci 3 1. For each processor n, there is only 
one incoming link and one outgoing link. If there is no bottleneck, ci < ci+l for all i. 
We define the meaning of virtual slack in the same way and so all the properties of 
virtual slack stated are still applicable. 
It is obvious that (2) should be rewritten as 
5 X2 dc,(e + 1) Vn,Ve30 , (4) 
ri=O 
while (3) should become 
5-x y <c,(e + 1) Vn,Vt,Ve>O . (5) 
0x0 
Theorem 8. Zf condition (4) is satisjied, then the greedy algorithm determines an 
admissible schedule in a general bottleneck-jiee chain network. 
Proof. In order to prove the theorem it suffices to show that condition (5) holds. We 
prove (5) by induction on t. 
For t = 0, (5) reduces to (4) and is thus satisfied. 
Assume (5) holds for a fixed t > 0, we prove it for t + 1. 
Let processor n send i messages at time t. Among these messages, let v be the virtual 
slack of the message of largest slack. We consider two cases, i=c, and i < c,. 
Case I: i=c, 
There are again two cases, namely, v=O and c’ > 0. 
Case Ia: v = 0 
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Since 
L’- 1 v-l 
c xl+l,n - (i -c _,yt.n a+1 -G 
a=0 u=o 
” 
d c xz - c,. 
a=0 
If e3v - 1, then 
e+l 
< c X2-C, 
o=o 
(by induction hypothesis). 
< c,(e+2)-c,=c,(e+ 1) 
If e < v - 1, then since the 
for every 0 G e, XJ+lTn C Xy-’ 
algorithm sends the most urgent messages in node n, 
and XJflsn <Xy-‘. It follows that 
(by induction hypothesis) 
d c,(e+ 1) 
(by bottleneck-free assumption). 
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Fig. 4. A ring network. 
Case II: i < c, 
As node n sends all the messages at time t, all the messages with virtual slack at 
most e at time t + 1 are in processor j, j d n - 1, at time t. Thus, similarly, we have 
(by induction hypothesis) 
d c,(e+ 1) 
(by bottleneck-free assumption). 
Here (5) is satisfied for t + 1, which thus completes the proof of the theorem. 0 
5.2. Directed rings 
In uniform directed rings, let the network be N = G( I’,,?), with V = { 1,. . . , N} 
andE={(i,i+l)li=l,..., N-l}U{(N,l)}. I n order to have no bottleneck, all the 
capacities are the same. That is, ci =c2 = . . . = CN = c. The virtual slack uyof message 
mi = (pi,diysi) at time t for processor n, where mi has to pass through iz before getting 
to its destination, is defined as follows: 
uf,” = 
C 
s: + (n - P:) if nap:, 
I sf+(n+N-pf) if il < pi . 
Example 7 illustrates this new definition. 
Example 7. Suppose at time 0, in a ring of 8 processors, we have two messages 
ml = (2,1,1) and m2 = (6,2,0) as shown in Fig. 4. 
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The virtual slacks are 
v, 0,X - _ 1 , v, 033 = 2 , $4 , = 3 3 u0.5 , = 4 > 01 0.6 = 5 3 u”.7 I = 6 ) v”%8 I = 7 9 
0.6 
v2 
=(), v,oJ=l, uy=2, v,o.‘=3 
(all other virtual slacks are undefined). 
Note that virtual slack has now been redefined. With this new definition we are now 
proving Theorems 9 and 10, which are the analogues of Theorems 1 and 2, respectively. 
Theorem 9. Given an initial configuration and an udmissible schedule, iJ’ an unde- 
livered message mi, 1 <i < k, at some time t has virtual slack vy 30 for processor 
n, pi <n <di, then it will be sent by processor n within the next vy + 1 steps, for 
every i, t and n. 
Proof. We consider two cases: 
Case I: A, 3 p[. 
Same as in the proof of Theorem 1. 
Case II: di < pf. 
In this case, the message first has to travel from processor pf to processor N, then 
to processor 1, and finally to processor d,. Therefore, the virtual slack is only defined 
for a processor n, where N >n > pi or n = 1 or 1 < n < di. 
Case IIa: N 3 n > pf. 
Since n > pi, n = pj + k where 0 d k < di - pi. The same proof applies to this 
situation also. 
Case IIb: n = 1. 
We showed in the previous case that processor N should send the message within 
vi”” + 1 steps. Thus, processor 1 should send the message within v:~ + 2 steps. But 
vf’“+2=s:+(N - pi)+2 
=s:+(l +N - pi)+ 1 
= v;’ + 1. 
Case 11~: 1 < n < di. 
Obviously, n < pf. Let II = 1 + k. We proceed by induction on k. The theorem 
clearly holds for k = 0. Assuming it holds for n = 1 + k, we prove that it holds for 




which completes the proof of the theorem. q 
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Theorem 10 (Virtual Slack Property). Given an initial c#~~g~rat~u~ and a schrdzk 
if pi < n < di or n = pf = pi+‘, then vi+“* = v:” - 1, for every n, t, and i. 
Proof. We consider three different cases. 
Case I: message mi is in processor n but not sent; namely, p: = n and pi” = n. 
Clearly, I$” =: sf and ~i”‘~ = ,$+I. Then $+“’ = $ - 1 = $” - 1. 
Case II: message mi is not in processor n and not sent; namely, pi# n and pf = pi+‘. 
Case IIa: n > p:. 
We haye v:‘c’yn =si+’ + (n - pi+‘), and the rest follows the same argument as in the 
proof of Theorem 2. 
Case IIb: n < p:. 
u:‘“=s;+(n+N - pf) 
vi r+‘,n = sf” + (n + N - pi”) 
= s; - 1 $ (n + N - pi” ) 
xv? - 1. 
Case III: message rni is not in processor n but is sent. 
In this case, pi = pi+l -I if pj< N; otherwise, p:==N and p:“=I. 
Case IIIa: y1 > pi. We have IZ > pi”, t,fi.lTn = sf ” + (n - pf+’ ), and the rest follows 
the same argument as in the proof of Theorem 2. 
Case IIIb: n < pi. If pi< N, n < pi”, then 
t+i,ti 
‘i ==si+’ +(n+N - p:+‘) 
=sf+(n+N-pi)-1 
=:q-1. 
If pf = N then pit1 = 1. Thus, n > pf+’ but n c: pf. We have 
v~==:s;i-(n+N- pf) 
= s; -i_ n 
i+i.rr 
‘i = ,;+I + (n - pi+‘) 
=.sf+n-1 
Zt,+l) 
which completes the proof of the theorem. 0 
Following Theorems 9 and 10, we conclude that 
is a necessary and su~cient condition for a confi~~tion to be admissible, and that 
the greedy algorithm determines a valid schedule for an admissible confi~ration. 
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0 8 m, =@.l,o) 
Fig. 5. A bottom-up tree network. 
After studying bottleneck-free chains and rings, we now study directed tree networks. 
We first consider bottom-up trees and then top-down trees. 
53.1. Botion~-up trees 
We assume that a tree is rooted at a certain node, and that each processor has exactly 
one outgoing edge pointing to its parent. We name the link outgoing from processor 
n to its parent as link n, and denote its capacity by c,. In order to be bottleneck-free, 
the capacity of the outgoing edge is at least the sum of all the capacities of the edges 
entering from its children. 
In such networks, every path connecting two processors is unique. The virtual slack 
vf’“of message mi at time t for processor n is defined only for those processors that mi 
should pass through. Here, v:” = sf + height difference of n and pf. Example 8 shows 
a bottleneck-free bottom-up tree with some messages. 
Example 8. In a bosom-up tree network .N= G( Y,f?) where Y = { 1,. . . ,8) and 
E={(2,1), (3,1), (4,1), (X2), (6,4), (7,1), (8,5)}. We name the link (n,n’) be n. 
Let cz = c3 = cg = cg = c7 = Cs = 1 and c4 = 2 as shown in Figure 5. In a config- 
uration CO = {ml, m2, m3, m4) where ml=(S,l,O), m2=(2,1,1), m3= (6,4,0) and 
m4=(7,1,1), vy=2, vy=l, @=l, ot6=0, 0y=2, and @‘=l, while all other 
virtual slacks are unde~ned. 
If we treat each path connecting two processors as a bottleneck-free chain, it is 
obvious that Lemmas l-4 and Theorems l-3 are still valid. As the number of links 
entering may be greater than 1, the proof in Theorem 6 has to be rewritten as follows. 
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Proof of Theorem 6. The proof is by induction on t. Let processor n send i messages 
at time t. Among these messages, let u be the virtual slack of the message of largest 
slack. We consider two cases: i = c,, and i < c,. 
Case I: i = c,. 
Case Ia: u = 0 : same as the proof for general chains. 
Case Ib: v > 0. 
When e > v - 1: same as the proof for general chains. 
When e < v - 1: let n’ be a child of n. For every 
U,l xy’ and so Xi+‘,” < C,, X$“. Then 




G < e, we have Xi+‘,” C 
6 C(c,f(e + 1 )I 
.’ 
(by induction hypothesis) 
= (e + 1 )(s c,f) 
d c,(e + 1) 
(by bottleneck-free assumption). 
Case II: i < c,. 
As processor 12 sends all the messages at time t, all the messages with virtual slacks 
at most e at time t + 1 are in the children of n at time t. Thus, similarly, we have 
(by induction hypothesis) 
< c,(e+ 1) 
(by bottleneck-free assumption). 0 
5.3.2. Top-down trees 
The tree is rooted at a certain node. All the edges are directed from processors to- 
wards their children. Each processor - except the root - has exactly one edge incoming 
from its parent and may have more than one outgoing edge pointing to its children. 
The capacity of each outgoing link from processor n should be at least the capacity of 
the link entering n. 
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For a link 1 directed out from processor n, we define the virtual slack z$ of message 
rni at time t for link 1 to be sf + 6;’ where 6:’ is the number of links that mi should 
pass through when going from pjto n. It is clear that the virtual slacks for links also 
have the properties of the virtual slacks for processors. As there may be more than 
one leaving link for each processor, the inequalities in (4) and (5) should be satisfied 
for each link 1, instead of for each n. That is, (5) should become 
f: XJQc& + 1) Vl,Ve>O, (7) 
CT=0 
and (5) should be 
(8) 
5.4. General networks 
We now consider general directed networks, in which the capacity of every edge 
outgoing a processor is at least as large as the sum of the capacities of all edges 
incoming this processor. 
Recall that a network is termed uni-path if there is at most one simple path between 
any pair of processors. The condition of uni-path makes sure that the virtual slacks 
can be defined unambiguously. The admissibility condition of a configuration is (7) 
Theorem 11. If condition (7) is satis$ed, then the greedy algorithm determines an 
admissible schedule in a general uni-path bottleneck-free network. 
Theorem 12. A conjguration in a general uni-path bottleneck-free network is admis- 
sible if and only if condition (7) is satisfied. 
6. Negative results 
In this section we discuss two negative results. We first show that no algorithm that 
is based on only local knowledge (that is, in which processors know only their own 
messages), can solve the message delivery problem in networks with bottlenecks and 
in half-duplex networks, where messages can be sent in either direction but not at the 
same time. 
It turns out that the difficulty of the problem lies not only in the fact that local 
decisions have to be made, but it stems also from the fact that more than one route 
might be possible. Our second result states that, if in this case the messages between 
two processors must follow only one path between them (as is the case in certain 
situations, like in certain ATM routing problems), then the resulting problem is shown 
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to be NP-complete, even when the network is bottleneck-free, and the processors have 
global info~ation about the initial con~guration. 
6. I. Impossibility results 
In this section we discuss the impossibility results. We first show that no algorithm, 
in which processors know only their own messages, can solve the message delivery 
problem in networks with bottlenecks and in half-duplex networks, where messages 
can be sent in either direction but not at the same time. 
Theorem 13. Given a unidirectional chain network with a bottleneck, no algorithm, 
in ~~Ihi~h processors know only messages of their own, can solve the problem. 
Proof. Suppose we have a chain G( V, E), with V = { 1, . . ., 4) with cl = c2 = 2 and 
c3 = 1. The bottleneck lies in link (3, 4). We present two initial configurations such 
that the messages situated at a certain processor are the same but different messages 
should be sent in order to have admissible schedules. 
In an initial config~ation C, = {mt = 1112 = (2,3,1), m3 = (2,4,2), ~24 = (1,3,1), 
mg = Ip1,5 = (1,3,0)}, processor 2 should send the two (2,3,1) messages at time 0 in any 
admissible schedule. Figs. G(a)-(d) show the configurations of an admissible schedule 
while Fig. 7 shows the inadmissible configuration at time 1 if processor 2 sends only 
one of the two (2,3,1) messages. 
In another initial configu~tion Co = (ml = m2 =(2,3,1), m3 = (2,4,2), ~24 = f 1,4,0), 
rn5 = (1,4,1)), the messages situated at processor 2 are the same as in C,. In this 
configuration, in order to have all messages sent on time, processor 2 should send 
messages (2,3,1) and (2,4,2) at time 0. Figs. 8(a)-(d) show the configurations of an 
admissible schedule (ms sent at time 0) while Figs. 9(at(c> show the configurations 
of an inadmissible schedule (mu sent at time 0). 
It is obvious that the information processor 2 obtains at time 0 is the same in both 
C, and Cb. However, different messages have to be sent in different configurations 
in order to be admissible. Therefore, local message information does not suffice for 
admissible scheduling. 0 
In the next theorem, we show that knowing only info~ation of local messages is 
also not sufficient for a processor to send messages correctly in a half-duplex chain 
with uniform capacities. 
Theorem 14. Given a half-duplex chain network with un$orm capacities, no algorithm, 
in which processors kno~v only messages of their own, can solve the problem. 
Proof. Suppose we have a half-duplex chain G( V, E), with V = { 1, . . ., 6) with all ca- 
pacities 1. We name the bidirectional link connecting processor i and i + 1 as link 
i. We present two initial configurations such that the messages situated at certain 
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(3+----0---~0 
mlfot =(2.3, 1 t ~~0)=(1.3.1) 
mcfO)= (2.3. 1) mg(O)=(1,3,0) 
mj(O)= (2, 4,2) 
Pj(O)=(1,3,0) 




(b) Configuration at time 1 




(c) Con~guration at time 2 
o----o-----o------~ 
n9(3)= (3.4. 0) 
(d) Configuration at time 3 
Fig. 6. An admissible schedule in a nehvork with one bottleneck of initial configuration C,. 
~(‘)=(3.4.2) m;/v= (2.3.0) mqm5(1,3rO) 
Fig. 7. An inadmissible schedule in a network with one bottleneck of initial configuration C,. 
processors are the same but different messages should be sent in order to have ad- 
missible schedules. 
In an initial configuration C~={mi =(1,3,1), m2=(2,1,0), m3=(3,5,1), mq= 
(4,2,1)}, both m3 and ~24 have to pass through link 3 and have the same slack values. 
However, in order to have all messages sent on time, 9~4 should be sent at time 0. 
Figs. IO(a)--(c) show the configurations of an admissible schedule (m4 sent at time 0) 
while Figs. 1 l(a)-(b) show the configurations of an inadmissible schedule (m3 sent at 
time 0). 
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m,(o) = (Z3, 1) nh(O)=V, 4,O) 
nap- cz3.1) ng(O)=U,4,1) 
In3 (0) = Gz4.2) 





(b) Configuration at time 1 
after sending messages (2,3,1) and (2,4,2) 
o----c3>-----o------o 
m4 (2) = (3,4.0) (5 (2) = (2.4,0) 
(c) Configuration at time 2 
(3+-++-~0 
“5 (3) = (3,4,0) 
(d) Configuration at time 3 
Fig. 8. An admissible schedule in a network with one bottleneck of initial con~guration C/j. 
In another initial configumtion CB ={mi =(5&O), ?nz = f&4,1), ~23 = (3,5,1), 
m4 = (4,2,1)}, the messages situated at processors 3 and 4 are the same as in C’,. 
In this configuration, in order to have all messages sent on time, m3 should be sent 
at time 0 instead of m4. Figs. 12 (a)-(c) show the configumtions of an a~issible 
schedule (m3 sent at time 0) while Figs. 13(a)-(b) show the configurations of an 
inadmissible schedule (m4 sent at time 0). 
It is obvious that the information concerning the messages that can pass through 
link 3 at time 0 are the same in both CA and CB. However, different messages have to 
be sent in different configurations in order to be admissible. Therefore, local message 
information is not sufficient for admissible scheduling. El 
It turns out that the difficulty of the problem lies not only in the fact that local 
decisions have to be made, but it stems also from the fact that more than one route 
might be possible. We now show that, if in this case the messages between two 
processors must follow only one path between them (as is the case in certain si~ations, 






(a) Configuration at time 1 
after sending the two (2,3,1) messages 
“5(2)=(3,4, 1) “5 (2) = (2,4,0) 
m4 (2) = (3,4,0) 
(b) Configuration at time 2 
(z-p---@ ’ o_ ’ (YJ 
mj (3) = (3,480) 
% (3) = (3‘ 4,O) 
(c) Inadmissible configuration at time 3 
Fig. 9. An inadmissible schedule in a network with one bottleneck of initial configuration Cl{. 
-qa)=(r,s.tj 




(b) Configuration at time 1 after sending ~722 and m4 
(+-+)-~-~-@..-.-~ 
- lyJ(2) - (3>5 0) - mr(2, = (2, 3.0) 
(c) Configuration at time 2 after sending all messages 
Fig. 10. An admissible schedule in a half-duplex network of initial configuration CA. 
even when the network is bottleneck-free, and the processors have global information 
about the initial configuration. 
Theorem 15. Given a ~et~v~r~ G = (V, E), given ~u~~c~~~es c( ) for every edge e E E, 
and given integers aij 2 0, jbr every i, j E V, it is NP-Complete to determine whether 
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@.-.--@----@-@--0-Q 
--ng(l)=(4*5.1) -mp)=(l.3,0) 




(b) Inadmissible configuration at time 2 
after sending all messages 
Fig. I I. An inadmissible schedule in a half-duplex network of initial configuration C,d 
nIjO)=64.1) - mlw-(4.2.1)- 
@.-@-@-@--@+.+j 
- 90, - (56.0) - “5 (0) - (3.5. 1) 
(a) Configuration at time 0 
my) = (6.4.0) - wo-(4,2.0)- 
@---@-@-@-_o-~ 
'5(1)'(4.5.1) 
(b) Configuration at time 1 after sending ~722 and m3 
inp)= (5.4.0) * nh(2)=(3.2.0)- 
@--(+-@-@-@-~ 
(c) Configuration at time 2 after sending all messages 
Fig. 12. An admissible schedule in a half-duplex network of initial configuration CB 
there exists a feasible schedule in which, for every i,j E V, aij messages are sent 
from i to j, all following the same path between i and j, such that each meets its 
given deadline and such that no more than c(e) messages are delivered along any 
edge e in any unit of time. 
Proof. We use a reduction from the Partition problem (see [5]): Given a set of 
integers {aili = l,..., 2n}, is it possible to find a subset I C{ 1,. . . ,2n} such that 
Ci,I ai = Ci@ ai ? Given an instance of this problem, we define a network, in 
which processor a is connected to processor b by two parallel lines el and e2, and 
b is connected to 2n processors p1 through pz,,. It is required to send ai messages 
from a t0 pi, for i = 1,. . . , 2n. The capacity of each link is i ClGiQ2,,ai, and the 
deadline for each message is 1. It is possible to deliver all messages within one time 
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mjl)=b.4.01 - ~m-c%2,i)- 
(TJ-@~@-@-@-~ 
-Q(l)=(3*5.0) 
(a) Configuration at time 1 
after sending 7~ and m4 
ly'= (5.4.0) - 
(b) Inadmissible con~guration at time 2 
after sending all messages 
Fig. 13. An inadmissible schedule in a half-duplex network of initial configuration CB. 
unit if and only if some messages can be sent on link ei and the rest of them on 
link e2 at time 0, and then at time 1 each message is sent by b to its destination, 
thus meeting its deadline. Due to the capacities of the links ei and ez, this can happen 
if and only if there is a subset I &{ 1,. ’ ’ ,2n} such that CiEI ~1, = C,@, aj. In other 
words, there is a solution to the scheduling problem if and only if the ai’s can be 
partitioned into two subsets of total size 4 E,GiG2n ai each, which thus completes the 
proof. cl 
7. Summary and open problem 
In this paper we have studied the message delivery problem in synchronous networks. 
We have found the admissibility condition for a configuration to have a valid schedule 
in a uni-path bottleneck-free general network. We have shown that the greedy algorithm 
deternines an admissible schedule for an admissible configuration in such networks. 
We have also shown that no algo~thm that makes only local decisions can solve the 
problem in networks with bottlenecks and half-duplex networks. We have concentrated 
on uni-path networks where there is only one path for each message to travel so that 
virtual slacks can be defined explicitly. 
The problems that this paper discusses are of static networks where all the messages 
are present at the beginning. In dynamic situations, where messages may appear at 
any time, using the technique of virtual slack may help to tackle the problem. In our 
discussion, virtual slack is equal to the sum of the slack and the space displacement 
(the number of processors the message is away in the path). In dynamic networks we 
may define the virtual slack as the sum of the slack, the space displacement and the 
time displacement (the number of time units in which the message will appear). Since 
the time displacement is decremented by 1 after each step, the Virtual Sfack Property is 
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valid also in this case. Hence, using virtual slack in dealing with the dynamic message 
delivery problem seems to be quite promising. 
In view of our impossibility result it might also be of interest to study the impact of 
the amount of locality information in the static case, and in the dynamic case, in which 
locality refers also to the dimension of time, that is, the amount of local information 
regarding the occurrence of the messages. 
References 
[ 1] J. Blazewicz, K. Ecker, G. Schmidt, J. Wqglarz, Scheduling in Computer and Manufacturing Systems. 
Springer, Heidelberg, 1993. 
[2] D. Bertsekas, R.G. Gallager, Data Networks, Prentice-Hall, Englewood Cliffs, N J, 1992. 
[3] T.L. Casavant, J.G. Kuhl, A taxonomy of scheduling in general-purpose distributed computer systems, in: 
T. Casavant, M. Singhal (Eds.), Readings in Distributed Systems, IEEE Computer Society Press, silver 
spring, MD, 1994, pp. 31-51. 
[4] R.G. Gallager, P.A. Humblet, P.M. Spira, A distributed algorithm for minimum spanning tree, ACM 
Transactions on Programming Languages Systems 5 (1) (1983) 66-77. 
[5] M.R. Carey, D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, 
Freeman, San Francisco, CA, 1979. 
[6] 0. Gerstel, S. Zaks, The virtual path layout problem in fast networks, Proc. 13th ACM Symp. on 
Principles of Distributed Computing (PODC), Los Angeles, CA, August 1994, pp. 235-243. 
[7] K.S. Lui, S. Zaks, Scheduling in synchronous networks and the greedy algorithm, Proc. 11th Internat. 
Workshop on Distributed Algorithms (WDAG), Saarbriicken, Germany, September 1997, pp. 66-80. 
[8] D.H. Ngok, S. Zaks, On the power of local information in scheduling in synchronous networks, Proc. 
3rd Internal. Coll. on Structural Information and Communication Complexity (SIROCCO), Siena, Italy, 
June 1996, pp. 301-312. 
[9] F. Wilder, A guide to the TCP/IP protocol suite, Artech House Telecommunications Library, Artech 
House, Boston, MA, 1993. 
